Serial Number: 10/643,727 Dkt: 1376.731US
Filing Date: August 18, 2003
Title: METHOD AND APPARATUS FOR INDIRECTLY ADDRESSED VECTOR LOAD-ADD-STORE ACROSS MULTI-PROCESSORS

## **IN THE SPECIFICATION**

Please amend the specification as follows:

## **Related Applications**

This application is related to $\forall$ .	S. Patent Application No, entitled
"Multistream Processing System and M	Method", filed on even date herewith; to U.S. Patent
Application No, enti	itled "System and Method for Synchronizing Memory
Transfers", Serial No.	, filed on even date herewith; to U.S. Patent Application
No.[[]] <u>10/643,742</u> , e	entitled "Decoupled Store Address and Data in a
Multiprocessor System", filed on even	date herewith; to U.S. Patent Application No.
[[]] <u>10/643586</u> , entitle	ed "Decoupled Vector Architecture", filed on even date
herewith; to U.S. Patent Application No	o.[[]] <u>10/643,585</u> , entitled "Latency
Tolerant Distributed Shared Memory M	Multiprocessor Computer", filed on even date herewith; to
U.S. Patent Application No.[[	]] 10/643,754, entitled "Relaxed Memory
Consistency Model", filed on even date	e herewith; to U.S. Patent Application No.
[[]] <u>10/643,758</u> , entitle	ed "Remote Translation Mechanism for a Multinode
System", filed on even date herewith; a	and to U.S. Patent Application No.[[]]
10/643,741, entitled "Method and Appe	aratus for Local Synchronizations in a Vector Processor
System Multistream Processing Memory-And Barrier-Synchronization Method And Apparatus",	
filed on even date herewith, each of which is incorporated herein by reference.	